Show simple item record

dc.contributor.authorRamírez Terán, Franco Ariel 
dc.contributor.authorMelvile, Robert
dc.contributor.authorSuárez Rodríguez, Almudena 
dc.contributor.authorKenney, James Stevenson
dc.contributor.otherUniversidad de Cantabriaes_ES
dc.date.accessioned2013-07-17T06:52:49Z
dc.date.available2013-07-17T06:52:49Z
dc.date.issued2008-09
dc.identifier.isbn978-84-612-6291-5
dc.identifier.urihttp://hdl.handle.net/10902/2665
dc.description.abstractA parametric circuit based on varactor-diodes is presented for its application as a frequency selective limiter. A simplified analytical model is initially derived for a general understanding of the circuit performance. The power limitation is due to the frequency division of above threshold signals, leading to a reduction of the output power at the input frequency. Next, harmonic-balance simulation is applied to analyze the limiter behavior in presence of a strong and a weak signal. A matching technique is derived to increase the input-power range with high limitation level. Cascaded detuned stages are used to limit multiple above-threshold signals. An in-depth analysis of the behavior under two interferers is also presented, showing that each stage enables the frequency division of a different interferer. The techniques have been successfully applied to a frequency selective limiter in the 850 MHz band.es_ES
dc.format.extent4 p.es_ES
dc.language.isospaes_ES
dc.rights© 2008 URSI Españaes_ES
dc.sourceURSI 2008, XXIII Simposium Nacional de la Unión Científica Internacional de Radio, Madrides_ES
dc.titleLimitadores selectivos en frecuencia basados en circuitos paramétricoses_ES
dc.typeinfo:eu-repo/semantics/conferenceObjectes_ES
dc.rights.accessRightsopenAccesses_ES
dc.type.versionpublishedVersiones_ES


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record