• Login
    View Item 
    •   UCrea
    • UCrea Investigación
    • Departamento de Ingeniería de Comunicaciones (DICOM)
    • D12 Artículos
    • View Item
    •   UCrea
    • UCrea Investigación
    • Departamento de Ingeniería de Comunicaciones (DICOM)
    • D12 Artículos
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    An Efficient FPGA Implementation of a Quadrature Signal-Generation Subsystem in SRF PLLs in Single-Phase PFCs

    View/Open
    03paper_final.pdf (1.573Mb)
    Identificadores
    URI: http://hdl.handle.net/10902/13660
    DOI: 10.1109/TPEL.2016.2582534
    ISSN: 0885-8993
    ISSN: 1941-0107
    Compartir
    RefworksMendeleyBibtexBase
    Estadísticas
    View Usage Statistics
    Google Scholar
    Full record
    Show full item record
    Author
    Lamo Anuarbe, Paula; López Vidal, FelipeAutoridad Unican; Pigazo López, AlbertoAutoridad Unican; Azcondo Sánchez, Francisco JavierAutoridad Unican
    Date
    2017-05
    Derechos
    © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works
    Publicado en
    IEEE Transactions on Power Electronics, 2017, 32(5), 3959-3969
    Publisher
    Institute of Electrical and Electronics Engineers Inc.
    Enlace a la publicación
    http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7494977
    Abstract:
    Synchronization with the utility voltage is naturally carried out by a diode bridge stage in single-phase active rectifiers, while an active synchronization is included in the control algorithms applied to modern bridgeless topologies. Sensorless line current rebuilding algorithms also need synchronization with the line voltage to compensate at least for part of the current estimation error. The phase-locked-loop (PLL) circuits employed in single-phase ac-dc converters are reviewed and a new digital PLL algorithm, based on the synchronous reference frame, is proposed. It is implemented in a field-programmable gate array to utilize the parallelism and superior time resolution. Considering a restricted frequency variation of the line voltage around the central frequency, the orthogonal signal is obtained by a discrete differential operator designed to ensure unity gain at the central frequency. Its performance, including the memory and computational cost, versus previously consolidated algorithms implemented in the same device is analyzed. Simulations and experimental results prove its suitable behavior in steady state at different line frequencies and under line voltage and frequency transients.
    Collections to which it belong
    • D12 Artículos [280]

    UNIVERSIDAD DE CANTABRIA

    Repositorio realizado por la Biblioteca Universitaria utilizando DSpace software
    Contact Us | Send Feedback
    Metadatos sujetos a:licencia de Creative Commons Reconocimiento 3.0 España
     

     

    Browse

    All of UCreaCommunities and CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics
    About UCrea
    What is UcreaGuide of self-archivingThesis archiveOpen accessCopyright guideInstitutional policy
    Thinks in open
    Piensa en abierto
    Share

    UNIVERSIDAD DE CANTABRIA

    Repositorio realizado por la Biblioteca Universitaria utilizando DSpace software
    Contact Us | Send Feedback
    Metadatos sujetos a:licencia de Creative Commons Reconocimiento 3.0 España