Mostrar el registro sencillo

dc.contributor.authorLamo Anuarbe, Paula
dc.contributor.authorRuiz Robredo, Gustavo A. 
dc.contributor.authorPigazo López, Alberto 
dc.contributor.authorAzcondo Sánchez, Francisco Javier 
dc.contributor.otherUniversidad de Cantabriaes_ES
dc.date.accessioned2020-02-12T13:42:21Z
dc.date.available2020-02-12T13:42:21Z
dc.date.issued2019
dc.identifier.isbn978-1-7281-1843-7
dc.identifier.isbn978-1-7281-1842-0
dc.identifier.otherTEC2014-52316-Res_ES
dc.identifier.otherRTI2018-095138-B-C31es_ES
dc.identifier.urihttp://hdl.handle.net/10902/18168
dc.description.abstractTwo-sample phase locked loop (2S PLL) with harmonic filtering capacity is used in a non-linear control (NLC) for a current sensorless Boost power factor corrector (PFC). The objective is to provide the sensorless NLC with a PLL based zero-crossing detector (ZCD) reference to obtain a sinusoidal line current, even under harmonically distorted grid voltages, which requires a proper grid synchronization, especially in the case of weak electrical grids. The resulting line current using the proposed 2S PLL and a ZCD are compared in simulation and experimentally.es_ES
dc.description.sponsorshipThis work has been supported by the Spanish Ministry of Science and Innovation under Projects TEC2014-52316-R ECOTREND - Estimation and Optimal Control for Energy Conversion with Digital Devices and RTI2018-095138-BC31 PEGIA - Power Electronics for the Grid and Industry Applicationses_ES
dc.format.extent5 p.es_ES
dc.language.isoenges_ES
dc.publisherInstitute of Electrical and Electronics Engineers, Inc.es_ES
dc.rights© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.es_ES
dc.sourceIEEE 20th Workshop on Control and Modeling for Power Electronics (COMPEL), Toronto, Ontario, 2019, 47-51es_ES
dc.subject.otherPower factor correctiones_ES
dc.subject.otherConverteres_ES
dc.subject.otherBoostes_ES
dc.subject.otherPhase locked loopes_ES
dc.subject.otherHarmonic filteres_ES
dc.subject.otherSynchronizationes_ES
dc.subject.otherNon-linear controles_ES
dc.subject.otherTHDes_ES
dc.titleLow THDi controller for current sensorless single phase rectifiers using a two-sample phase locked loopes_ES
dc.typeinfo:eu-repo/semantics/conferenceObjectes_ES
dc.relation.publisherVersionhttps://doi.org/10.1109/COMPEL.2019.8769673es_ES
dc.rights.accessRightsopenAccesses_ES
dc.identifier.DOI10.1109/COMPEL.2019.8769673
dc.type.versionacceptedVersiones_ES


Ficheros en el ítem

Thumbnail

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo