Low THDi controller for current sensorless single phase rectifiers using a two-sample phase locked loop

Lamo Anuarbe, Paula; Ruiz Robredo, Gustavo A.; Pigazo López, Alberto; Azcondo Sánchez, Francisco Javier

doi:10.1109/COMPEL.2019.8769673

Ver/Abrir

LowTHDiController.pdf (266.0Kb)

Identificadores

URI: http://hdl.handle.net/10902/18168

DOI: 10.1109/COMPEL.2019.8769673

ISBN: 978-1-7281-1843-7

ISBN: 978-1-7281-1842-0

Fecha

2019

Derechos

© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Publicado en

IEEE 20th Workshop on Control and Modeling for Power Electronics (COMPEL), Toronto, Ontario, 2019, 47-51

Editorial

Institute of Electrical and Electronics Engineers, Inc.

Enlace a la publicación

https://doi.org/10.1109/COMPEL.2019.8769673

Palabras clave

Power factor correction

Converter

Boost

Phase locked loop

Harmonic filter

Synchronization

Non-linear control

THD

Resumen/Abstract

Two-sample phase locked loop (2S PLL) with harmonic filtering capacity is used in a non-linear control (NLC) for a current sensorless Boost power factor corrector (PFC). The objective is to provide the sensorless NLC with a PLL based zero-crossing detector (ZCD) reference to obtain a sinusoidal line current, even under harmonically distorted grid voltages, which requires a proper grid synchronization, especially in the case of weak electrical grids. The resulting line current using the proposed 2S PLL and a ZCD are compared in simulation and experimentally.

Colecciones a las que pertenece

D50 Congresos [464]
D50 Proyectos de Investigación [404]