Circuit-level stability and bifurcation analysis of non-foster circuits
Ver/ Abrir
Identificadores
URI: http://hdl.handle.net/10902/13503ISBN: 978-1-5090-6360-4
ISBN: 978-1-5090-6361-1
Registro completo
Mostrar el registro completo DCFecha
2017Derechos
© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Publicado en
IEEE MTT-S International Microwave Symposium (IMS), Honolulu, Hawai, 2017, 340-343
Editorial
IEEE
Enlace a la publicación
Palabras clave
Non-Foster network
Stability
Bifurcation
Resumen/Abstract
An in-depth stability analysis of a typical non-Foster matching network is presented. The investigation is carried out at two levels: considering an ideal implementation of the negative impedance inverter (NIC) and using detailed circuit-level descriptions of all its active and passive components. The ideal NIC model will enable an analytical derivation of the characteristic system and the system poles, which will provide insight into the main instability mechanisms in these configurations. A good qualitative agreement is obtained with the circuit-level analyses, based on pole-zero identification and bifurcation detection methods. The impact of significant parameters, such as the biasing resistors or the value of the reactive component to be negated, is investigated in detail. A circuit-level methodology is proposed to obtain the stability boundaries and margins in an efficient and rigorous manner. For illustration, a non-Foster circuit based on a NIC has been manufactured and measured, obtaining very good agreement with the analysis results.
Colecciones a las que pertenece
- D12 Congresos [593]
- D12 Proyectos de Investigación [517]